[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[TRNSYS-users] Modelling Kalwall panels

To: <trnsys-users@engr.wisc.edu>
Subject: [TRNSYS-users] Modelling Kalwall panels
From: "Timo Sengewald" <timo.sengewald@bls-energieplan.de>
Date: Fri, 18 Nov 2005 14:19:19 +0100
Cc: ausgang@bls-energieplan.de
Importance: Normal
List-archive: <https://www.cae.wisc.edu/pipermail/trnsys-users>
List-help: <mailto:trnsys-users-request@engr.wisc.edu?subject=help>
List-id: "TRNSYS users mailing list at the Solar Energy Lab, UW-Madison" <trnsys-users.engr.wisc.edu>
List-post: <mailto:trnsys-users@engr.wisc.edu>
List-subscribe: <https://www.cae.wisc.edu/mailman/listinfo/trnsys-users>, <mailto:trnsys-users-request@engr.wisc.edu?subject=subscribe>
List-unsubscribe: <https://www.cae.wisc.edu/mailman/listinfo/trnsys-users>, <mailto:trnsys-users-request@engr.wisc.edu?subject=unsubscribe>

Hello out there!

Does anybody has any experience with modelling translucent wall panels such
as Kalwall in type 56? It seems that the conventional way using Window 5 is
not suitable. What would you suggest?

Thanks in advance!


Best regards


Timo


________________________________________________
Timo Sengewald

BLS Energieplan GmbH
Elsenstraße 106
D-12435 Berlin
Tel.: +49 30 53 32 81-0
Fax: +49 30 53 32 81-40


www.bls-energieplan.de

Prev by Date: Re: [TRNSYS-users] first iteration with tmy2
Next by Date: Re: [TRNSYS-users] Range Check Error
Previous by thread: [TRNSYS-users] CVF6.6A for Trnsys 15.0
Next by thread: [TRNSYS-users] OPEN CIRCUIT VOLTAGE
Index(es):
- Date
- Thread